A 1.8 TO 4 GHZ RECEIVER FRONT-END WITH 250 MHZ BASEBAND BANDWIDTH FOR ADVANCED CELLULAR APPLICATIONS

Le Thi Luan¹, Nguyen Huu Tho^{2*}

¹Academy of Military Science and Technology ²Le Quy Don Technical University

ARTICLE INFO	ABSTRACT
Received: 27/12/2021	This paper presents a wide-band inductor-less receiver front-end with
Revised: 19/4/2022	wide baseband bandwidth. A direct conversion receiver based on this structure is appropriate for a fifth-generation (5G) receiver or other
Published: 21/4/2022	wireless systems. The broadband receiver front-end includes a low- noise amplifier (INA) a passive mixer and a wide-band
KEYWORDS	transimpedance amplifier (TIA). The LNA employs a complementary
Direct conversion receiver	active feedback to achieve simultaneously low noise and high
Wide baseband bandwidth	linearity. A current-reuse self-biasing TIA is proposed to obtain wide-
Cellular application	band and quite-linear. The proposed receiver front-end is
Wide-band LNA	GHz and a baseband bandwidth (BBBW) of 250 MHz. The noise
Highly linear receiver	figure (NF) is 5.5 dB and the conversion gain is larger than 15.9 dB
	with passband variations under 0.7 dB in BBBW of 250 MHz. The
	third-order input intercept point (IIP3) is 3 dBm at 2.3 GHz, whereas
	it consumes 75.2 mW at a 0.9-V supply and has an area of 0.053 mm ² .

THIẾT KẾ MẠCH FRONT-END TRONG MÁY THU TỪ 1.8 ĐẾN 4 GHZ VỚI BĂNG THÔNG BĂNG GỐC 250-MHZ CHO CÁC ỨNG DỤNG DI ĐỘNG TẾ BÀO THẾ HỆ MỚI

Lê Thị Luận¹, Nguyễn Hữu Thọ^{2*}

¹Viện Khoa học và Công nghệ Quân sự ²Học viện Kỹ thuật Quân sự

THÔNG TIN BÀI BÁO	ΤΌΜ ΤÅΤ
Ngày nhận bài: 27/12/2021	Bài báo này trình bày về mạch cao tần không sử dụng cuộn cảm với
Ngày hoàn thiện: 19/4/2022 Ngày đăng: 21/4/2022	bằng thông bằng gốc rộng trong máy thu bằng rộng. Máy thu chuyển đổi trực tiếp dựa trên cấu trúc này thích hợp cho máy thu 5G hoặc các hệ thống không dây khác. Mạch cao tần trong máy thu bằng rộng
- 'gu'y uung: =1/ 1/2022	bao gồm mạch khuếch đại tạp âm thấp (LNA), mạch trộn tần thụ
TỪ KHÓA	động và mạch khuếch đại biến đổi dòng-áp dải rộng (TIA). LNA sử dụng cấu trúc mạch khuếch đại nguồn chung tái sử dụng dòng kết
Máy thu chuyển đổi trực tiếp Băng thông băng gốc rộng Ứng dụng di động tế bào Khuếch đại tạp âm thấp dải rộng Máy thu tuyến tính cao	hợp với mạch phản hồi tích cực dòng thấp để đạt được đồng thời cả tạp âm thấp và độ tuyến tính cao. Mạch TIA tự phân áp tái sử dụng dòng được đề xuất để đạt được băng thông rộng và độ tuyến tính cao. Mạch cao tần trong máy thu đề xuất được thiết kế trên công nghệ CMOS 28 nm. Mạch có băng thông RF là 2,2 GHz và băng thông băng gốc (BBBW) là 250 MHz. Hệ số tạp âm (NF) là 5,5 dB và độ lợi chuyển đổi điện áp lớn hơn 15,9 dB với khoảng thay đổi độ lợi nhỏ hơn 0,7 dB trong BBBW 250 MHz. Điểm chặn đầu vào bậc ba (IIP3) là 3 dBm tại tần số 2,3 GHz. Mạch tiêu thụ 75,2 mW với nguồn cung cấp 0,9 V và có diện tích chiếm là 0,053 mm ² .

DOI: https://doi.org/10.34238/tnu-jst.5386

* Corresponding author. *Email: thonh@lqdtu.edu.vn*

1. Introduction

In recent years, a high data-rate has become significantly demanded aspects in some mobile applications such as software defined radio and high performance cellular applications. The easiest way to obtain this goal is to use larger channel bandwidths, as it was done in thirdgeneration mobile communication systems (3G) and long-term evolution (LTE). 5G working in the sub-6 GHz frequency band requires a signal bandwidth of 200 MHz or higher [1]. This is a challenge in direct conversion receiver front-end design. In addition, the receivers need to deal with large out-of-band (OOB) blockers (a strong interferer), while frequency-division duplex also introduces strong self-interference from the transmitter. To prevent degradation in sensitivity, a off-chip high-linearity surface acoustic-wave (SAW) filters are often adopted [2]. However, these filters increase size and cost, and introduce 2-3 dB of in-band loss. As a result, SAW-less solutions compatible with CMOS integration are highly desired. Several solutions to this problem were presented in [3]-[9], based on the mixer-first receiver architecture. Reference [3] employs two passive-mixer-based down conversion paths to enhanced the receiver's tolerance to harmonic blockers. References [4], [5] use passive switch-capacitor N-path filters with tunable center frequency to obtain more 10-dBm blocker 1-dB compression point and a good input-referred third-order intercept point (IIP3) of 20–30 dBm. In [6], $g_m C$ filter technique is implemented to achieve good selectivity. In [7], a highly linear N-path filter with bottom-plate sampling implements OOB filtering at RF to improve IIP3 and compression. In [8], a baseband impedance with a 40 dB/decade roll-off using positive feedback is generated to enhanced selectivity. By presenting an impedance that rolls off at 40 dB/decade as the load to an N-path filter, receiver in [9] improves channel selectivity, linearity in the presence of OOB blockers. While achieving extremely high linearity for far away blockers, these receivers have baseband bandwidth (BBBW) less 10 MHz. Thus, it is difficult for mixer-first architecture to achieve simultaneous wide BBBW and high linearity. To overcome this issue, the receiver architecture based on low noise amplifier (LNA), mixer and TIA has been introduced in [10], [11]. In [10], a baseband noise-canceling topology and an inverter-based amplifier architecture are implemented to achieve 175 MHz of BBBW and 9 dBm of IIP3. In [11], a common-gate-based transconductance amplifier with cross-coupled structure and resistive degeneration and a wide-band TIA are employed to obtain 200 MHz of BBBW and 15.1 dBm of IIP3. However, reference [10] has high power dissipation of of 172 mW and [11] uses inductors in LNA.

This paper proposes a wide-band inductor-less receiver front-end architecture. By using a LNA with combining of complementary current-reuse common source amplifier and low-current active feedback and a current-reuse self-biasing wide-band TIA, the proposed receiver front-end achieves high linearity and wide BBBW simultaneously. In addition, the design process of LNA, Mixer and TIA is adopted. This paper is organized as follows. Section 2 introduces the architecture of the proposed receiver. Next, in Section 3, the circuit implementation is described in detail. Section 4 provides the experimental results on 28 nm CMOS process followed by conclusions in Section 5.

2. Receiver Front-End Architecture

A common situation in receiver front-end design is that the receiver senses a weak desired signal along with a blocker. When the blocker travels through the receive chain, it is amplified and can introduce significant distortion. Therefore the chain must be designed for sufficient linearity up to the stage where the blocker is filtered. As a result, the linearity is a considerable target in receiver front-end design. In addition, for advanced cellular applications, wide BBBW is necessary to achieve high speed. To obtain both wide BBBW and high linearity requirements, we proposes a receiver front-end architecture as shown in Figure 1. It consists of a wide-band LNA, a current-driven passive mixer and a wide-band TIA instead of mixer-first architecture.

As depicted in Figure 1, capacitors C_{in} and C_{out} are used to block DC for the input and output of the receiver front-end, respectively. Five digital control bits (B0-B4) are used to select the degeneration resistor value (see R_D in Figure 2) in the LNA circuit to achieve a high linearity under influence of process, voltage and temperature. Capacitor C_1 plays two roles: DC block and matching between the output of LNA and the input of mixer. Feedback resistor R_{F1} is used to convert current at the output of mixer to voltage for baseband and bias for the TIA. Capacitors C_2 and C_F help to filter blocker. Furthermore, C_F adds a zero in the feedback path to improve the stability of the TIA.



Figure 1. The block diagram of proposed receiver front-end

3. Circuit Implementation

3.1. Wide-band inductor-less highly linear LNA

A wide-band, low noise, and high linear receiver requires a wide-band, low noise, and high linearity LNA circuit. In addition, to fall area in this work we proposes an inductor-less LNA as shown in Figure 2 [12], [13]. It consists of a main amplifier (A) and a shunt feedback path (F). The main amplifier bases on a current-reuse structure with PMOS and NMOS pairs (M1, M2) connected in series. The R_B resistor is used to bias for M1, M2. The current-reuse structure boosts transconductance so the LNA obtains low NF and high gain simultaneously [10]. The active feedback loop employs source follower structure to enable a wide-band matching and a high linearity of the LNA. A degeneration resistor (R_D) is added to enhance linearity of the LNA. To counter the effects of process, voltage and temperature, R_D is adjusted to change feedback current (I_{FB}). In this work, we use five digital control bits (B0÷B4) to create 32 degeneration resistance values. As a result, the LNA will achieve a wide range of the IIP3.

Based on the circuit analysis that was performed in [12], [13]: the gain of the LNA is decided by G_m of stage A; By optimizing the gain and feedback resistor (R_F) wide-band input impedance matching could obtain; Transistors M1, M2 and bias resistor R_B are main noise distribution of the LNA, a design process for the proposed LNA is presented as follows.



Step 1: The block A is designed with a large G_m to meet gain and NF of the LNA (the width of M1 and M2 is chosen large). Moreover, R_B must also be selected large enough to ensure gain and minimize its noise contribution to the overall circuit noise.

Step 2: Design block F. Firstly, R_D is selected to generate I_{FB} of 1 mA to save power. The size of M3, M4 is designed enough large to decrease noise from the block F to the whole circuit. Then, select R_F value to meet the wide-band input impedance matching. R_F impacts both gain and input impedance matching so it must be swept to select the optimal value.

Step 3: Change I_{FB} to meet IIP3. After that, check again the input impedance matching to make an optimal value of the I_{FB} .

 Table 1 illustrates the parameters in the LNA circuit after following the steps in the LNA design.

 Table 1. Design parameter values in the LNA (in CMOS 28 nm)

M1	180µm/30µm	M2	180µm/30µm	M3	60µm/30µm	
M4	60µm/30µm	R _B	4.5 kΩ	R _F	240 Ω	

In this work, I_{FB} is designed from 40 µA to 1.28 mA with a linear gain of 40 µA (32 possible values of the I_{FB} are made by 5 digital control bits (B0÷B4)). The smaller the resolution of the I_{FB} , the better the IIP3 with a little trade-off of power and area.

3.2. Passive Mixer

In a zero-IF receiver any flicker noise in its down-conversion mixer appears in the signal band of interest. In the conventional Gilbert-type active mixer the switches steer the RF signal together with the bias current [14]. Additionally, due to current-to-voltage followed by voltage-to-current conversions, the combined LNA and active mixer suffers from poor linearity and is generally not sufficient for today's multi-band receivers. To overcome this problem, the current-driven passive mixer was proposed in [15] and nowadays this mixer is already commonly used in receivers. RF current is passed to mixer whose switches are clocked by clocks (LO). There are two types of driven clock: rail-to-rail 25% duty-cycle and rail-to-rail 50% duty-cycle. Where a passive mixer driven by a 25% duty-cycle LO has better linearity and 3 dB higher conversion gain than driven by a 50% duty-cycle LO [16], [17]. Therefore, in this work, we propose to use the 25% duty-cycle LO to drive mixer as shown in Figure 3. The mixer includes four NMOSs where are driven by 25% duty-cycle LOs (LO₀ and LO₁₈₀).



Figure 3. Circuit detail of current-driven passive mixer

The performance of the mixer is inversely proportional to the open resistance (Ron) of the switches (M1, M2, M3, M4 in Figure 3) [16]. Figure 4 shown relationship between Ron and size of switches. Ron decreases when the size of switches increase. Thus, the size of switch is selected as 160 μ m to minimum Ron (Ron = 4 Ω) and save area as well.



Figure 4. Relationship between R_{on} and size of switches

3.3. Wide-band low-noise TIA

A CMOS inverter with a large G_m is a good candidate to make a low-noise quite-linear TIA [10]. However, this structure is pseudo differential so it needs extra circuitry to decrease the common mode gain, while maximizing differential mode gain. Consequence, it often leads to extra power dissipation and noise (172 mW in [10]). Therefore, in this work, we propose a TIA architecture with a low common mode output impedance by using M1P and M2P which are put above the inverters (M3P, M1N and M4P, M2N) for current-reuse as shown in Figure 5. The inverters are biased by R_{F1} and R_{F2} (see Figure 1). The current sources are generated by M1P and M2P to ensure that four transistors below operate in sub-threshold region. This helps to enhance linearity of the TIA and save power as well. There are four important criteria in TIA circuit design: linearity, noise, BBBW and DC gain. In which, the linearity and noise are decided by G_m of inverter. The BBBW and DC gain depends on feedback resistor (R_{F1}, R_{F2}). While the BBBW is inversely proportional to the feedback resistance, the DC gain is directly proportional to the feedback resistance. In addition, the DC gain is also inversely proportional to the $G_{\rm m}$ of inverter and the linearity is affected by the feedback capacitor (C_F). Thus, we see that there is a trade-off between DC gain and linearity and BBBW. With the goal of designing a receiver front-end with high linearity and wide BBBW, the DC gain criterion can be loosened in the design. We can compensate for low DC gain of TIA by increasing gain of LNA or BB circuit in receiver chain. Based on the above analysis, a TIA design process is presented as follows.



Figure 5. Circuit detail of proposed TIA

Step 1: Design inverter with large G_m to meet requirements of noise and linearity. Check operating point of M3P, M1N, M4P, M2N to ensure they operate in sub-threshold region. Step 2: Sweep C_F to achieve the linearity and choose optimal C_F value.

Step 3: Reduce R_{F1} , R_{F2} to extend BBBW until it reaches to target.

Step 4: Check linearity, noise and DC gain again, If they do not satisfy the requirements, perform an R_{F1} , R_{F2} sweep to find the optimal R_{F1} , R_{F2} value.

After following the steps in the TIA design, we obtain the values of the parameters in the TIA circuit as presented in Table 2.

Table 2. Design parameter values in the TIA							
M1P	75 μm/30 μm	M2P	75 μm/30 μm	M3P	4620 μm/30 μm	R_{F1}	40 Ω
M4P	4620 μm/30 μm	M1N	2310 µm/30 µm	M2N	2310 µm/30 µm	$C_{\rm F}$	200 fF

Table 2. Design parameter values in the TIA

4. Simulation Results and Discussion

A 1.8 to 4 GHz receiver front-end is designed based on the above analysis. The proposed inductor-less receiver front-end is implemented in a 28 nm CMOS process. Figure 6 shows the layout picture of the receiver front-end. It occupies 284 μ m x 186 μ m core silicon area without the Pads. The power dissipation is 75.2 mW from a 0.9 V supply voltage (The LNA consumes 33.4 mW and Mixer and TIA consume 41.8 mW).



Figure 6. Layout of receiver front-end

The post-layout simulation of the receiver front-end is illustrated from Figure 7 to Figure 10. The simulated input match is shown in Figure 7 (the input impedance is set to 50 Ω). The input reflection coefficient (S₁₁) is better than -11.5 dB from 1.8 to 4.2 GHz. This result demonstrates that the receiver front-end achieves wide-band operation. The receiver front-end obtains conversion gain higher than 15.9 dB with less than 0.75 dB gain ripple over the BBBW of 250 MHz (see Figure 8). With the achieved flatness of gain and wide BBBW, the proposed receiver front-end can be used in advanced cellular applications. The simulated NF is depicted in Figure 9. The NF at 1 MHz and the flicker frequency are approximately 5.53 dB and 40 kHz, respectively. The low flicker frequency achieved makes this architecture suitable for direct conversion receivers.







Figure 10. Simulated IIP3 of receiver front-end

Linearity is simulated with a three-tone test: 2.4 GHz, 2.3 GHz and 2.301 GHz. The postlayout simulation of IIP3 is demonstrated in Figure 10. The simulated IIP3 is 3 dBm. In this work, a post-layout simulation of IIP2 is also realized. This receiver front-end has the simulated IIP2 of 58.7 dBm. These are competitive numbers in addition to the wide-band frequency of operation and the wide BBBW of the receiver front-end. Table 3 lists a summary of CMOS receiver front-ends in literature. This work has the widest BBBW and comparable conversion gain, NF, IIP3 when compared to [9]-[11]. Reference [11] achieves the BBBW of 200 MHz and a highest IIP3 of 15.1 dBm but it uses inductors in the LNA so it has a biggest area of 1.23 mm².

Table 3. Performance Comparison of LNA
--

	[9] (measure)	[10] (measure)	[11] (measure)	This work (post-simulation)
Technology	28nm CMOS	22nm FDSOI	40nm CMOS	28nm CMOS
Supply (V)	1.2	0.83	1.1	0.9
Architecture	Mixer-first RX	LNA+Mixer+TIA	LNA+Mixer+TIA	LNA+Mixer+TIA
RF BW (GHz)	1.8	5	3	2.2
BB BW (MHz)	9	175	200	250
Inductor	No	No	Yes	No
Conversion gain (dB)	14.5	22	13	15.9
NF dB)	7.6	5	5.8	5.5
IIP3 (dBm)	5	9	15.1	3
Area (mm ²)	0.48	0.48	1.23	0.053
Power (mW)	143	172	69.6	75.2

5. Conclusion

The proposed inductor-less receiver front-end is implemented in 28 nm CMOS process. The receiver front-end achieves wide-band, small gain variation across the working bandwidth, wide-baseband bandwidth and high linearity by combining a wide-band, low-noise, high linearity LNA, a passive mixer driven by 25% duty-cycle LO and a wide-band TIA. A current-reuse self-biasing TIA is employed to enhance BBBW to 250 MHz in post-layout simulation, outperforming previous published receiver front-end. The limitation of this work is that there are no measurement results yet. Therefore, in future work, we will tape out chip to get measured results and keep researching to further improve the linearity of the receiver front-end.

Acknowledgement

This research is supported by fund and CAD tool from Viettel IC Design Center.

REFERENCES

[1] 5G NR User Equipment (UE) Radio Transmission and Reception; Part 1: Range 1 Standalone, Release 15, V. 15.2.0, document 3GPP TS 38.101-1, Jul. 2018

[2] X. Lu, J. Galipeau, K. Mouthaan, Er. H. Briot, and B. Abbott, "Reconfigurable multiband SAW filters for LTE applications," in *Proc. IEEE Topical Conf. Power Modeling Wireless Radio Appl.*, Austin, TX, USA, Jan. 2013, pp. 253-255.

- [3] D. Murphy, H. Darabi, and H. Xu, "A noise-cancelling receiver resilient to large harmonic blockers," *IEEE J. Solid-State Circuits*, vol. 50, no. 6, pp. 1336-1350, Jun. 2015.
- [4] C. Wu, Y. Wang, B. Nikolic, and C. Hull, "A passive-mixer-first receiver with LO leakage suppression, 2.6 dB NF, >15 dBm wide-band IIP3, 66 dB IRR supporting non-contiguous carrier aggregation," in *Proc. IEEE Radio Freq. Integr. Circuits Symp.*, May 2015, pp. 155-158.
- [5] A. Nejdel, M. Abdulaziz, M. Törmänen, and H. Sjöland, "A positive feedback passive mixer-first receiver front-end," in *Proc. IEEE Radio Freq. Integr. Circuits Symp.*, Jun. 2015, pp. 79-82.
- [6] R. Chen and H. Hashemi, "Dual-carrier aggregation receiver with reconfigurable front-end RF signal conditioning," *IEEE J. Solid-State Circuits*, vol. 50, no. 8, pp. 1874-1888, Aug. 2015.
- [7] Y. Lien, E. Klumperink, B. Tenbroek, J. Strange, and B. Nauta, "24.3 A high-linearity CMOS receiver achieving +44 dBm IIP 3 and +13 dBm B1 dB for SAW-less LTE radio," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco*, CA, USA, Feb. 2017, pp. 412-413.
- [8] S. Krishnamurthy and A. M. Niknejad, "Enhanced passive mixer-first receiver driving an impedance with 40 dB/decade roll-off, achieving +12 dBm blocker-P1 dB, +33 dBm IIP 3 and sub-2 dB NF degradation for a 0 dBm blocker," in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, Boston, MA, USA, Jun. 2019, pp. 139-142.
- [9] S. Krishnamurthy and A. M. Niknejad, "Design and analysis of enhanced mixer-first receivers achieving 40-dB/decade RF selectivity," *IEEE J. Solid-State Circuits*, vol. 55, no. 5, May. 2020.
- [10] A. N. Bhat, R. van der Zee, S. Finocchiaro, F. Dantoni, and B. Nauta, "A baseband-matching-resistor noise-canceling receiver architecture to increase in-band linearity achieving 175 MHz TIA bandwidth with a 3-stage inverter-only OpAmp," in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, Boston, MA, USA, Jun. 2019, pp. 155-158.
- [11] J. Jiang, J. Kim, A. Karsilayan, and J. Martinez, "A 3–6-GHz Highly Linear I-Channel Receiver With Over +3.0-dBm In-Band P1dB and 200-MHz Baseband Bandwidth Suitable for 5G Wireless and Cognitive Radio Applications," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 8, pp. 3134-3147, Aug. 2019.
- [12] R. M. De Souza, A. Mariano, and T. Taris, "Reconfigurable inductorless wideband CMOS LNA for wireless communications," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 64, no. 3, pp. 675-685, Mar. 2017.
- [13] G. Guitton *et al.*, "Design Methodology Based on the Inversion Coefficient and Its Application to Inductorless LNA Implementations," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 10, pp. 3653-3663, Oct. 2019.
- [14] B. Razavi, RF Microelectronics, 2nd ed. Englewood Cliffs, NJ: Prentice-Hall, 2011.
- [15] D. Leenaerts and W. Readman-White, "1/f noise in passive CMOS mixers for low and zero IF receivers," in *Proc. European Solid-State Circuits Conf. (ESSCIRC)*, Sep. 2001, pp. 41-44.
- [16] A. Mirzaei, H. Darabi, J. C. Leete, and Y. Chang, "Analysis and optimization of direct-conversion receivers with 25% duty-cycle current-driven passive mixers," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 9, pp. 2353-2366, Sep. 2010.
- [17] J. Han and K. Kwon, "A SAW-less receiver front-end employing body-effect control IIP2 calibration," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 9, pp. 2691-2698, Sep. 2014.